```
TITLE "ARM HPI";
\% Program to translate from ARM IO to cLead HPI IO \%
% Version X10 DRV FLAG at HQ=F only
CONSTANT DSP BASE0 = H"350";
                                    % Same as API 0 in Odessa plus A20 high
SUBDESIGN Arm HPI
(
          CLK ARM
                          INPUT;
                                         % Clock signal from the ARM 40MHz
용
     DRV FLAG
                      : OUTPUT;
                                        %Flag to monitor state of driving during read
     NRW
                      INPUT:
                                    % ARM WR ( Low = Read, High = Write )
                                    \ensuremath{\text{\%}} Delayed memmory request used durring R or W
    DLYNMREQ
                      INPUT;
     EXT INT
                                     \mbox{\ensuremath{\$}} ARM interupt request to the processor "active low"
                      OUTPUT;
                                                                                                   용
THE THE TEN THE THE THE THE
                                     % connected to NFIRQ in ARM
                                                                                                   응
     NWAIT
                 : OUTPUT;
                                     % ARM signal used during read cycles
                                                                                                   용
     SA[14..1] :
                       INPUT;
                                      % ARM address bus, only enough for I/O
                                                                                                   ջ
                                      % Connect 3..14 to 16..27 in ARM and 0,1,2 to 0,1,2
     SD[15..0]:
                      BIDIR;
                                     % ARM BIDIRECTIONAL BUS
                                                                                                   읭
1,3,5
that this time time that
     DSP0CS
                      OUTPUT;
                                    % HPI level selects for DSP
                                                                                                   용
     DSP0IRO
                :
                      INPUT;
                                    % The Interupt request signal from the DSP
     HD[7..0]
                      BIDIR;
                :
                                    \mbox{\%} The data bus for the host port into the DSPs
     HCTL0
                :
                      OUTPUT;
                                    % Control bit 0 (really A1)
     HCTL1
                :
                      OUTPUT;
                                    % Control bit 1 (really A2)
     HBIL
                :
                      OUTPUT;
                                    % Signal about which byte is being transferred
     HDS1
                      OUTPUT;
                                    % A data strobe for the interface
     HDS2
                :
                      OUTPUT;
                                    % Same as above, but only one can be used
   % HAS Pull up in Hardware %
     HR W
                      OUTPUT:
                                    \ensuremath{\text{\%}} Read is active high, Write is active low
     HRDY
                      INPUT;
                                    % When LOW, DSP wants more time
VARIABLE
    drv var
                           NODE;
    drv_flag
                           NODE;
    NWAIT
                           NODE;
                                             % Wait state is syncronous to ARM CLK
    NWAITNSS
                                             % Wait state is asyncronous to ARM CLK
% Wait state is in state machine
                      :
                           NODE;
    NWAITS1
                           NODE;
                                                                                                   용
    VS
                           NODE;
                                             % Variable used for NWAIT
                                                                                                   용
     HDS1
                       :
                            DFF;
                                                % Data strobe is syncronous, so its registered%
     sdnode[15..0]
                            {\tt TRI\_STATE\_NODE;} % {\tt Tristates} for the ARM data bus to read
```

```
TRI STATE_NODE; % Tristate bus for the DSP data side
    hdnode[7..0]
     add_is_hpi
                         NOD\overline{E};
                                          % Indication that the address matches ours
                    :
    io_is_hpi
                         NODE;
                                          % address match AND its an IO cycle
                    :
    hq[3..0]
                    : DFFE;
                                         % A counter to build a HPI state machine
     lo byte[7..0]
                    : DFFE;
                                         % Latch to hold high byet on HPI read
     low latch
                    :
                         DFFE;
                                         % Node to latch the low byte on read
                         NODE;
    hpi read
                                         % Decode of an active ARM read of the HPI
                    :
                         NODE;
                                         % Decode of an active ARM write to an HPI
                                                                                        용
    hpi write
                    :
     count clear
                    :
                         NODE;
                                          % Flag that will enable counter when in s1
     ss: MACHINE WITH STATES (s0, s1, s2, s3, s4, s5);
BEGIN
                                                                                         용
   First we need a few general terms defined/calculated
                                                                                         엉
엉
          (here a check is made of the ARM target/source addresses & strobes)
add is hpi = SA[14..3] == DSP BASEO;
                                                 % ARM may be for DSP (3500000 h)
io is hpi = add_is hpi & !DLYNMREQ;
                                                 % ARM is really a Write cycle intended for
HPI %
 % read
   read = add is hpi & !NRW;
   write = add is hpi & NRW;
                                       % write
 Ę
 NWAITNSS = add is hpi & !DLYNMREQ & VS;
NWAIT = !NWAITNSS & !NWAITS1;
DRY_FLAG = drv_var & hpi_read;
ssiclk = CLK ARM;
sswreset = !add is hpi;
CASE ss IS
    WHEN s0 \Rightarrow
        count clear = GND;
        DSPOCS = VCC;
        VS = VCC;
        drv_var = GND;
        IF io_is_hpi THEN
        ss = s1;
        END IF;
    WHEN s1 =>
        count clear = VCC;
        VS = \overline{G}ND;
        drv_{var} = hq[3..0] == H"F";
        NWAITS1 = hq[3..0] == H"0" & !VS
                \# hq[3..0] == H"1" \& !VS
                \# hq[3..0] == H"2"
                                   & !VS
                \# hq[3..0] == H"3"
                                   & !VS
                \# hq[3..0] == H"4"
                                   &!VS
                \# hq[3..0] == H"5" \& !VS
                \# hq[3..0] == H"6" \& !VS
                \# hq[3..0] == H"7" & !VS
                \# hq[3..0] == H"8" \& !VS
```

```
\# hq[3..0] == H"9"
                                     & !VS
                  \# hq[3..0] == H"A"
                                      & !VS
                  \# hq[3..0] == H"B"
                                     & !VS
                  \# hq[3..0] == H"C"
                                     & !VS
                  \# hq[3..0] == H"D"
                                     & !VS
                  \# \text{ hq[3..0]} == H"E" \& !VS;
                  !DSPOCS = (SA[14..3] == DSP_BASEO);
         IF (hq[3..0] == H"F") THEN
             ss = s2;
         END IF:
     WHEN s2 =>
         DSPOCS = VCC;
         VS = GND;
         drv_var = GND;
         ss = s3;
     WHEN s3 \Rightarrow
         DSPOCS = VCC;
         VS = GND;
         drv var = GND;
         ss = s4;
     WHEN s4 =>
        DSPOCS = VCC;
         VS = GND;
         drv var = GND;
         ss = s5;
     WHEN s5 \Rightarrow
        DSPOCS = VCC;
        VS = GND;
 IJ
        drv_var = GND;
        ss = s0;
 13
 TŲ
END
    CASE;
% Ĥost port interface stuff
                                                                                            용
                                                                                            용
                                                                                            용
hq[3..0].clk = CLK_ARM;
                                                    % HPI runs at a ARM speed
hq[3..0].clrn = count clear;
                                                       % Counter ony runs when HPI is active %
hq[3].d = hq[3] $ hq[2] & hq[1] & hq[0]
                                                     % Counter is used be HPI state system %
        # hq[3];
                                                     % to generate acceptable waveforms
hq[2].d = hq[2] $ hq[1] & hq[0]
                                                     % into the DSP's HPI ports
        # hq[3] & hq[2] & hq[1] & hq[0];
                                                                                            욧
hq[1].d = hq[1] $ hq[0]
                                                      the counter hits the top and
        # hq[3] & hq[2] & hq[1] & hq[0];
                                                         pegs there, it does not wrap.
hq[0].d = !hq[0]
        # hq[3] & hq[2] & hq[1] & hq[0];
                                                     응
hq[3..0].ena = HRDY;
                                                     % Pause State machine if DSP not ready%
HCTL0 = SA[1];
                        \mbox{\%} The HPI control bits are really two address bits - to sixteen \mbox{\%}
HCTL1 = SA[2];
                        % bit words - so forward these low order word addresses
HR W = !NRW;
                        % ARM Write is passed to the HPI as a write signal - not a strobe%
HDS1.d = !hq[2] & !hq[1] & !hq[0]
                                    st The data strobe is 40ns wide (minimum) and
          hq[2] & !hq[1] & hq[0]
                                     % is active twice during the count cycle. As
          hq[2] & hq[1] & !hq[0] % only one data strobe can be active, the HDS2
                                                                                            용
        # hq[2] & hq[1] & hq[0];
                                     % signal is permanently disabled.
```

```
HDS1.clk = CLK ARM;
HDS2 = VCC;
HBIL = hq[3];
                                       % Low for first byte, high for second
% Wait state for the ARM during read or write cycle %
low latch.clk = CLK ARM;
                                                 % A short pulse that will latch the
low latch.d = !hq[3] & hq[2] & !hq[1] & hq[0]; % first bye of a word read operation
lo byte[7..0].clk = CLK ARM;
                                             % The first byte of a word transfer
lo byte[7..0].ena = low latch;
                                              % from the DSP's HPI to the ISA bus is
lo byte[7].d = hd[7];
                                              \mbox{\ensuremath{\$}} held in a register so that it will be
lo_byte[6].d = hd[6];
                                              % availible when the second byte of the
lo_byte[5].d = hd[5];
                                             % transfer is ready.
                                                                                            용
lo byte[4].d = hd[4];
lo byte[3].d = hd[3];
                                              응
                                                                                            용
lo byte[2].d = hd[2];
                                              용
                                                                                            응
lo byte[1].d = hd[1];
                                              응
                                                                                            용
lo_byte[0].d = hd[0];
schode[0] = TRI (hd[0], hpi read & drv var);
                                                      % Sixteen data bits are placed on the
samode[1] = TRI (hd[1], hpi read & drv var);
                                                      % bus during read.
sdrade[2] = TRI (hd[2], hpi read & drv var);
sdnode[3] = TRI (hd[3], hpi read & drv var);
samode[4] = TRI (hd[4], hpi read & drv var);
sdnode[5] = TRI (hd[5], hpi read & drv var);
sdnode[6] = TRI (hd[6], hpi read & drv var);
sariode[7] = TRI (hd[7], hpi read & drv var);
sdrode[8] = TRI (lo byte[0], hpi read & drv var);
sdnode[9] = TRI (lo_byte[1], hpi_read & drv_var);
sdnode[10] = TRI (lo_byte[2], hpi read & drv var);
sdnode[11] = TRI (lo byte[3], hpi read & drv var);
sdnode[12] = TRI (lo byte[4], hpi read & drv var);
sdnode[13] = TRI (lo byte[5], hpi read & drv var);
sdnode[14] = TRI (lo_byte[6], hpi_read & drv_var);
sdnode[15] = TRI (lo byte[7], hpi read & drv var);
hdnode[0] = TRI (SD[0],
                         hpi write & HBIL); % This little bbock puts out the data into %
hdnode[1] = TRI (SD[1],
                         hpi write & HBIL); % the DSPs one byte at a time.
hdnode[2] = TRI (SD[2],
                         hpi write & HBIL); %
                                                                                            용
hdnode[3] = TRI (SD[3],
                         hpi write & HBIL); %
hdnode[4] = TRI (SD[4],
                         hpi write & HBIL); %
                                                                                            응
hdnode[5] = TRI (SD[5],
                         hpi_write & HBIL); %
                                                                                            용
hdnode[6] = TRI (SD[6],
                         hpi_write & HBIL); %
                                                                                            엉
hdnode[7] = TRI (SD[7], hpi_write & HBIL); %
hdnode[0] = TRI (SD[8], hpi_write & !HBIL); %
                                                                                            욧
```

```
용
hdnode[1] = TRI (SD[9], hpi_write & !HBIL); %
hdnode[2] = TRI (SD[10], hpi_write & !HBIL); %
                                                                                                          용
hdnode[3] = TRI (SD[11], hpi_write & !HBIL); %
                                                                                                          용
hdnode[4] = TRI (SD[12], hpi_write & !HBIL); %
                                                                                                          용
hdnode[5] = TRI (SD[13], hpi write & !HBIL); % hdnode[6] = TRI (SD[14], hpi write & !HBIL); % hdnode[7] = TRI (SD[15], hpi write & !HBIL); %
                                                                                                          િક
                                                                                                          응
      % Pretty straight forward, addresses %
                                                             % are compared against a DSP's range %
                                                               and qualified to ensure that the
                                                             % ARM bus is in an active IO cycle.
                                                                Since these are active low, the
                                                                                                          엉
                                                                signal is assigned with an
                                                                                                          િ
% If the DSP interupt is actice, then the ARM bus interupt is generated
                                                                                                          용
EXT_INT = DSPOIRQ;
                                                                                                          양
\ensuremath{\text{\$...}} Assign the two data busses thier respective tristate signals
                                                                                                          용
                                                                                                          용
HQ[7..0] = hdnode[7..0];
SD_{2}[15..0] = sdnode[15..0];
 ļ,F
Į.
```